Regviz

Espressif Systems /ESP32-S3 /SYSTEM /CPU_PER_CONF

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CPU_PER_CONF

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Espressif Systems/ESP32-S3/SYSTEM/CPU_PER_CONF#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0CPUPERIOD_SEL 0 (PLL_FREQ_SEL)PLL_FREQ_SEL 0 (CPU_WAIT_MODE_FORCE_ON)CPU_WAIT_MODE_FORCE_ON 0CPU_WAITI_DELAY_NUM

Description

cpu peripheral clock configuration register

Fields

CPUPERIOD_SEL

This field used to sel cpu clock frequent.
PLL_FREQ_SEL

This field used to sel pll frequent.
CPU_WAIT_MODE_FORCE_ON

Set 1 to force cpu_waiti_clk enable.
CPU_WAITI_DELAY_NUM

This field used to set delay cycle when cpu enter waiti mode, after delay waiti_clk will close

Links

()

Register License

Copyright 2024 Espressif Systems (Shanghai) PTE LTD

Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data